Full-duplex (FD) wireless can significantly enhance spectrum efficiency but requires tremendous amount of selfinterference (SI) cancellation. Recent advances in the RFIC community enabled wideband RF SI cancellation (SIC) in integrated circuits (ICs) via frequency-domain equalization (FDE), where RF filters channelize the SI signal path. Unlike other FD implementations, that mostly rely on delay lines, FDE-based cancellers can be realized in small-formfactor devices. However, the fundamental limits and higher layer challenges associated with these cancellers were not explored yet. Therefore, and in order to support the integration with a software-defined radio (SDR) and to facilitate experimentation in a testbed with several nodes, we design and implement an FDE-based RF canceller on a printed circuit board (PCB). We derive and experimentally validate the PCB canceller model and present a canceller configuration scheme based on an optimization problem. We then extensively evaluate the performance of the FDE-based FD radio in the SDR testbed. Experiments show that it achieves 95 dB overall SIC (52 dB from RF SIC) across 20 MHz bandwidth, and an average link-level FD gain of 1.87×. We also conduct experiments in: (i) uplink-downlink networks with inter-user interference, and (ii) heterogeneous networks with half-duplex and FD users. The experimental FD gains in the two types of networks confirm previous analytical results. They depend on the users' SNR values and the number of FD users, and are 1.14×-1.25× and 1.25×-1.73×, respectively. Finally, we numerically evaluate and compare the RFIC and PCB implementations and study various design tradeoffs.
INTRODUCTION
Full-duplex (FD) wireless -simultaneous transmission and reception on the same frequency channel -can significantly improve spectrum efficiency at the physical (PHY) layer and provide many other benefits at the higher layers [35, 41] . The main challenge associated with FD is the extremely strong self-interference (SI) signal that needs to be suppressed, requiring 90-110 dB of SI cancellation (SIC).
Recent work leveraging off-the-shelf components and software-defined radios (SDRs) has established the feasibility of FD wireless through SI suppression at the antenna interface, and SIC in analog/RF and digital domains [12, 20, 25, 32, 34] . However, RF cancellers achieving wideband SIC (e.g., [12, 34] ) rely on transmission-line delays, which cannot be realized in small-form-factor nodes and/or integrated circuits (ICs) due to the required length for generating nanosecond-scale time delays and the lossy nature of the silicon substrate. 1 A compact IC-based design is necessary for supporting FD in hand-held devices (e.g., handsets and tablets) [35, 44, 48, 49] . Specifically, recent advances in the RFIC community allowed achieving wideband RF SIC in IC implementations based on the technique of frequency-domain equalization (FDE) [48] . In contrast to the delay line-based approaches (which are essentially performing time-domain equalization), the FDE-based RF canceller utilizes tunable, reconfigurable, high quality factor 2 nd -order bandpass filters (BPFs) with amplitude and phase controls to emulate the frequencyselective antenna interface. In general, tunable, high quality factor BPFs are perhaps as hard to implement on an IC as nanosecond-scale delay lines. However, N -path filters represent an exciting advance that has enabled their implementation in nanoscale CMOS over the past few years [27, 40] .
While major advances have been made at the IC level, existing work (e.g., [48] ) has several limitations: (i) the fundamental limits of the achievable RF SIC based on the technique of FDE have not been fully understood, (ii) configuration schemes for this new type of RF canceller need to be developed in order to achieve optimized and adaptive RF SIC in real-world environments, and (iii) the system-level performance of such IC-based FD radios has not been evaluated in different network settings. Therefore, in this paper we focus on FDE-based RF cancellers.
Since interfacing an RFIC canceller to an SDR presents numerous technical challenges, we design and implement an FDE-based RF canceller using discrete components on a printed circuit board (PCB). This canceller appears in Fig. 1 (a) (we refer to it as the PCB canceller) and it emulates its RFIC counterpart. 2 This FDE-based PCB canceller facilitates the evaluation of the canceller configuration scheme and the experimentation using SDRs in a network with multiple FD nodes. Moreover, the PCB canceller is more robust and stable than its IC counterpart and as such can be integrated in the future in the open-access ORBIT [1] and COSMOS [3] testbeds to allow the community to experiment with wideband compact FD wireless. For example, our previous narrowband RF canceller emulating its RFIC counterpart [47] is implemented on a PCB and is integrated in the ORBIT testbed [2, 17] .
We present a realistic model of the PCB canceller. We then present its configuration scheme based on an optimization problem, which allows efficient adaption of the canceller to environmental changes. The PCB canceller model is experimentally validated and is shown to have high accuracy. We implement an FDE-based FD radio by integrating the PCB canceller with an NI USRP SDR, as depicted in Fig. 1(b) . 3 This FD radio achieves 95 dB overall SIC across 20 MHz real-time bandwidth, enabling an FD link budget of 10 dBm average TX power level and −85 dBm RX noise floor. In particular, 52 dB RF SIC is achieved, from which 20 dB is obtained from the antenna interface isolation.
We also evaluate the performance and robustness of the FDE-based FD radio at the link-level in terms of packet reception ratio (PRR) and FD throughput gain, in both lineof-sight (LOS) and non-line-of-sight (NLOS) settings. The 2 The PCB canceller design is available at [4] . 3 A preliminary version of the system was demonstrated in [19] . results show that the FDE-based FD radio achieves an average FD link throughput gain of 1.85×-1.91×. Moreover, the link SNR difference when the radio operates in half-duplex (HD) and FD modes is less than 1 dB.
Using our testbed (see Fig. 1 (c)), we extensively evaluate the network-level FD gain and confirm analytical results in two types of networks: (i) UL-DL networks consisting of one FD base station (BS) and two half-duplex (HD) users with inter-user interference (IUI), and (ii) heterogeneous HD-FD networks consisting of one FD BS and co-existing HD and FD users. For UL-DL networks, we show experimentally that the throughput gain is between 1.14×-1.25× compared to 1.22×-1.3× predicted by analysis. We discuss the relationship between the FD gain and UL and DL SNR values, as well as the IUI levels. For heterogeneous HD-FD networks, we demonstrate via experiments the impact of different user SNR values and the number of FD users on the FD gain. For example, in a 4-node network consisting of an FD BS and 3 users with various user locations and SNR values, median experimental FD gains of 1.25× and 1.52× can be achieved when one and two users become FD-capable, respectively.
To the best of our knowledge, this is the first experimental study of FD gains in such networks using a testbed composed of both HD and FD radios. The results demonstrate the practicality and performance of FDE-based FD radios, which are suitable for small-form-factor devices. The results can also serve as building blocks for developing higher layer (e.g., MAC) protocols.
Finally, we numerically evaluate the FDE-based cancellers based on measurements and validated canceller models. We compute achievable RF SIC under practical constraints and discuss various canceller design tradeoffs. We also compare the performance of the RFIC and PCB cancellers. We show that our optimized canceller configuration scheme achives an order of magnitude higher RF SIC than the heuristic scheme used in the RFIC canceller [48] .
To summarize, the main contributions of the paper are:
1. We present the design, implementation, modeling, and validation of the FDE-based PCB canceller, as well as an optimized canceller configuration scheme; 2. We experimentally evaluate the performance of our FDEbased FD radio with the PCB canceller and the optimized canceller configuration, including the achieved overall SIC and link-level FD gain; 3. We experimentally evaluate the FD throughput gain in various network settings with different user capabilities (i.e., HD or FD) and user SNR values.
The rest of the paper is organized as follows. Section 2 reviews related work. In Section 3, we present the problem formulation and RF canceller designs. We present the design, implementation, and model of the FDE-based PCB canceller, 
RELATED WORK
Extensive research related to FD wireless is summarized in [41] , including implementations of FD radios and systems, analysis of rate gains, and resource allocation at the higher layers. Below, we briefly review the related work.
RF Canceller and FD Radio Designs. RF SIC typically involves two stages: (i) isolation at the antenna interface, and (ii) SIC in the RF domain using cancellation circuitry. While a separate TX/RX antenna pair can provide good isolation and can be used to achieve cancellation [6, 8, 20, 31, 32, 39] , a shared antenna interface such as a circulator is more appropriate for single-antenna implementations [12, 23] and is compatible with FD MIMO systems. Existing designs of analog/RF SIC circuitry are mostly based on a time-domain interpolation approach [12, 34] . In particular, real delay lines with different lengths and amplitude weighting [12] and phase controls [34] are used and their configurations are optimized to best emulate the SI channel. This essentially represents an RF implementation of a finite impulse response (FIR) filter. Based on the same RF SIC approach, several FD MIMO radio designs are presented [8, 10, 14, 22] . FD relays have also been successfully demonstrated in [11, 13, 15, 29] . Moreover, SIC can be achieved via digital/analog beamforming in FD massive-antenna systems [7, 26] . The techniques utilized in these works are incompatible with IC implementations, which are required for small-form-factor devices.
In this paper, we focus on an FDE-based canceller, which builds on our previous work towards the design of such an RFIC canceller [48] . However, existing IC-based FD radios (e.g., [48] ) have not been evaluated at the system-level in different network settings.
RF SI Canceller
NI USRP and LabVIEW FD Gain at the Link-and Network-level. At the higher layers, recent work focuses on characterizing the capacity region and rate gains, as well as developing resource allocation algorithms under both perfect [5, 9] and imperfect SIC [24, 28, 37] . Similar problems are considered in FD multi-antenna/MIMO systems [26, 38, 46] . Medium access control (MAC) algorithms are studied in networks with all HD users [16, 21] or with heterogeneous HD and FD users [18] . Moreover, network-level FD gain is analyzed in [39, 42, 43, 45] and experimentally evaluated in [31, 33] where all the users are HD or FD. Finally, [30] proposes a scheme to suppress IUI using an emulated FD radio.
Antenna and Circulator
To the best of our knowledge, this is the first thorough study of wideband RF SIC achieved via a frequency-domain-based approach (which is suitable for compact implementations) that is grounded in real-world implementation and includes extensive system-and network-level experimentation.
BACKGROUND AND FORMULATION
In this section, we review concepts related to FD wireless and RF canceller configuration optimization. We also present different RF canceller designs and specificaully the design of the FDE-based RF canceller. Summary of the main notation is provided in Table 1 . Fig. 2 shows the block diagram of a single-antenna FD radio using a circulator at the antenna interface. Due to the extremely strong SI power level and the limited dynamic range of the analog-to-digital converter (ADC) at the RX, a total amount of 90-110 dB SIC must be achieved across the antenna, RF, and digital domains. Specifically, (i) SI suppression is first performed at the antenna interface, (ii) an RF SI canceller then taps a reference signal at the output of the TX power amplifier (PA) and performs SIC at the input of the low-noise amplifier (LNA) at the RX, and (iii) a digital SI canceller further suppresses the residual SI.
FD Background and Notation
Consider a wireless bandwidth of B that is divided into K orthogonal frequency channels. The channels are indexed by k ∈ {1, . . . , K } and denote the center frequency of the k th channel by f k . 4 We denote the antenna interface response by H SI (f k ) with amplitude |H SI (f k )| and phase ∠H SI (f k ). Note that the actual SI channel includes the TX-RX leakage from the antenna interface as well as the TX and RX transfer functions at the baseband from the perspective of the digital canceller. Since the paper focuses on achieving wideband RF SIC, we use H SI (f k ) to denote the antenna interface response and also refer to it as the SI channel. We refer to TX/RX isolation as the ratio (in dB, usually a negative value) between the residual SI power at the RX input and the TX output power, which includes the amount of TX/RX isolation achieved by both the antenna interface and the RF canceller/circuitry. We then refer to RF SIC as the absolute value of the TX/RX isolation. We also refer to overall SIC as the total amount of SIC achieved in both the RF and digital domains. The antenna interface used in our experiments typically provides a TX/RX isolation of around −20 dB.
Problem Formulation
Ideally, an RF canceller is designed to best emulate the antenna interface,
We denote by H (f k ) the frequency response of an RF canceller and by
The RF canceller configuration obtained by solving (P1) minimizes the residual SI power referred to the TX output. As described in Section 1, one main challenge associated with the design of the RF canceller with response H (f k ) to achieve wideband SIC is due to the highly frequencyselective antenna interface, H SI (f k ). Moreover, an efficient RF canceller configuration scheme needs to be designed so that the canceller can adapt to time-varying H SI (f k ).
RF Canceller Designs
Delay Line-based RF Cancellers. An RF canceller design introduced in [12] involves using M delay line taps. Specifically, the i th tap is associated with a time delay of τ i , which is pre-selected and fixed depending on the selected circulator and antenna, and an amplitude control of A i . Since the Fourier transform of a delay of τ i is e −2π f τ i , an M-tap delay line-based RF canceller has a frequency response of
Increasing f i (b) Figure 3 : (a) Block diagram of an FDE-based RF canceller with M = 2 FDE taps, and (b) illustration of amplitude and phase responses of an ideal 2 nd -order BPF with amplitude, phase, center frequency, and quality factor (i.e., group delay) controls.
The configurations of the amplitude controls, {A i }, are obtained by solving (P1) with H (f k ) = H DL (f k ). In [12] , an RF canceller of M = 16 delay line taps is implemented. In [34] , a similar approach is considered with M = 3 and an additional phase control, ϕ i , on each tap, resulting in an RF canceller model of
. As mentioned in Section 1, although such cancellers can achieve wideband SIC, this approach is more suitable for large-form-factor nodes than for compact/small-form-factor implementations.
Amplitude-and Phase-based RF Cancellers. A compact design that is based on an amplitude-and phase-based RF canceller realized in an RFIC implementation is presented in [47] . This canceller has a single-tap with one amplitude and frequency control, (A 0 , ϕ 0 ), which can emulate the antenna interface, H SI (f k ), at only one given cancellation frequency f 1 by setting A 0 = |H SI (f 1 )| and ϕ 0 = ∠H SI (f 1 ). The same design is also realized using discrete components on a PCB (without using any length delay lines), and is integrated in the ORBIT testbed for open-access FD research [17] . However, this type of RF cancellers has limited RF SIC perfromacne and bandwidth, since it can only emulate the antenna interface at a single frequency.
An FDE-based RF Canceller. One compact design to achieve significantly enhanced performance and bandwidth of RF SIC is based on the technique of frequency-domain equalization (FDE) and was implemented in an RFIC [48] . Fig. 3(a) shows the diagram of an FDE-based canceller, where parallel reconfigurable bandpass filters (BPFs) are used to emulate the antenna interface response across wide bandwidth. We denote the frequency response of a general FDE-based RF canceller consisting of M FDE taps by
where
is the frequency response of the i th FDE tap containing a reconfigurable BPF with amplitude and phase controls. Theoretically, any m th -order RF BPF (m = 1, 2, . . . ) can be used. 2 nd -order BPF with different control parameters. For example, increased BPF quality factors result in "sharper" BPF amplitudes and increased group delay. Since it is shown [27, 48] that a 2 nd -order BPF can accurately model the FDE N -path filter, the frequency response of an FDE-based RFIC canceller with M FDE taps is given by
Within the i th FDE tap, H I i (f k ), A I i and ϕ I i are the amplitude and phase controls, and f c,i and Q i are the center frequency and quality factor of the 2 nd -order BPF (see Fig. 3(b) ). In the RFIC canceller, f c,i and Q i are adjusted through a reconfigurable baseband capacitor and transconductors, respectively.
As Fig. 3 (b) and (2) suggest, one FDE tap features four degrees of freedom (DoF) so that the antenna interface, H SI (f k ), can be emulated not only in amplitude and phase, but also in the slope of amplitude and the slope of phase (i.e., group delay). Therefore, the RF SIC bandwidth can be significantly enhanced through FDE when compared with the amplitudeand phased-based RF cancellers.
DESIGN AND OPTIMIZATION
In this section, we present our design and implementation of an FDE-based canceller using discrete components on a PCB (referred to as the PCB canceller). Recall that the motivation is to facilitate integration with an SDR platform, the experimentation of FD at the link/network level, and integration with open-access wireless testbeds. We then present a realistic PCB canceller model, which is later validated (Section 5) and used in the experimental and numerical evaluations (Sections 6 and 7). reference signal is tapped from the TX input using a coupler and is split into two FDE taps through a power divider. Then, the signals after each FDE tap are combined and RF SIC is performed at the RX input. Each FDE tap consists of a reconfigurable 2 nd -order BPF, as well as an attenuator and phase shifter for amplitude and phase controls. We refer to the BPF here as the PCB BPF to distinguish from the one in the RFIC canceller (2) . The PCB BPF (with size of 1.5 cm × 4 cm, see Fig. 4 ) is implemented as an RLC filter with impedance transformation networks and is optimized around 900 MHz operating frequency. 5 When compared to the N -path filter used in the RFIC canceller [48] that consumes certain amount of DC power, this discrete component-based passive RLC BPF has zero DC power consumption and can support higher TX power levels. Moreover, it has a lower noise level than the RFIC implementation.
FDE PCB Canceller Implementation
The PCB BPF center frequency in the i th FDE tap can be adjusted through the capacitor, C F,i , in the RLC resonance tank. In order to achieve a high and adjustable BPF quality factor, impedance transformation networks including transmissionlines (T-Lines) and digitally tunable capacitors, C Q,i , are introduced. In our implementation, C F,i consists of two parallel capacitors: a fixed 8.2 pF capacitor and a Peregrine Semiconductor PE64909 digitally tunable capacitor (4-bit) with a resolution of 0.12 pF. For C Q,i , we use the Peregrine Semiconductor PE64102 digitally tunable capacitor (5-bit) with a resolution of 0.39 pF. In addition, the programmable attenuator has a tuning range of 0-15.5 dB with a 0.5 dB resolution, and the passive phase shifter is controlled by a 8-bit digitalto-analog converter (DAC) and covers full 360°range.
FDE PCB Canceller Model
Ideally, the PCB BPF has a 2 nd -order frequency response from the RLC resonance tank. However, in practical implementation, its response deviates from that used in the FDE-based RFIC canceller (2) . Therefore, there is a need for a valid model tailored for evaluating the performance and optimized configuration of the PCB canceller. Based on the circuit diagram in Fig. 4 , we derive a realistic model for the frequency response of the PCB BPF,
where Y F,i (f k ) and Y Q,i (f k ) are the admittance of the RLC resonance tank and impedance transformation networks, i.e.,
In particular, to have perfect matching with the source and load impedance of the RLC resonance tank, R S and R L are set to be the same value of R Q = 50Ω (see Fig. 4 ). β and Z 0 are the wavenumber and characteristic impedance of the T-Line with length l (see Fig. 4 ). In our implementation, L F = 1.65 nH, L Q = 2.85 nH, βl ≈ 1.37 rad, and Z 0 = 50Ω. In addition, other components in the PCB canceller (e.g., couplers and power divider/combiner) can introduce extra attenuation and group delay, due to implementation losses. Based on the S-Parameters of the components and measurements, we observed that the attenuation and group delay introduced, denoted by A P 0 and τ P 0 , are constant across frequency in the desired bandwidth. Hence, we empirically set A 0 = −4.1 dB and τ 0 = 4.2 ns. Recall that each FDE tap is also associated with amplitude and phase controls, A P i and ϕ P i , the PCB canceller with two FDE taps is modeled by
is the PCB BPF model given by (3) . As a result, the i th FDE tap in the PCB canceller (5) has configuration parameters
Optimization of Canceller Configuration
Based on (P1), we now present a general FDE-based canceller configuration scheme that jointly optimizes all the FDE taps in the canceller. 7 Although our implemented PCB canceller has only 2 FDE taps, both its model and the configuration scheme can be easily extended to the case with a larger number of FDE taps, as described in Section 7. The inputs to the FDE-based canceller configuration scheme are: (i) the PCB canceller model (5) with given number of FDE taps, M, (ii) the antenna interface response, H SI (f k ), and (iii) the desired RF SIC bandwidth,
Then, the optimized canceller configuration is obtained by solving (P2).
(P2) min :
7 The RFIC canceller presented in [48] is configured based on heuristics. In Section 7, we show that the optimized configuration scheme can significantly improve the RFIC canceller performance. 
Note that (P2) is challenging to solve due to its nonconvexity and non-linearity, as opposed to the linear program used in the delay line-based RF canceller [12] . This is due to the specific forms of the configuration parameters in (5) such as (i) the higher-order terms introduced by f k , and (ii) the trigonometric term introduced by the phase control, ϕ P i . In addition, the antenna interface response, H SI (f k ), is also frequency-selective and time-varying.
In general, it is difficult to maintain analytical tractability of (P2) (i.e., to obtain its optimal solution in closed-form). However, in practice, it is unnecessary to obtain the global optimum to (P2) as long as the performance achieved by the obtained local optimum is sufficient (e.g., at least 45 dB RF SIC is achieved). In this work, the local optimal solution to (P2) is obtained using a MATLAB solver. The detailed implementation and performance of the optimized canceller configuration are described in Section 6.2.
MODEL VALIDATION
Validation of the PCB BPF. We first experimentally validate the PCB BPF model, H B i (f k ), given by (3). The ground truth is obtained by measuring the frequency response (using SParameters measurements) of the PCB BPF using a test structure, which contains only the BPF, to avoid the effects of other components on the PCB. The measurements are conducted with varying (C F , C Q ) configurations and the result of each configuration is averaged over 20 measurement instances. 8 The BPF center frequency is measured as the frequency with the highest BPF amplitude, and the BPF quality factor is computed as the ratio between the center frequency and the 3 dB bandwidth around the center frequency.
The PCB BPF has a fixed quality factor of 2.7, achieved by using only the RLC resonance tank. By setting C Q = C Q,max and C Q = C Q,min (see Section 4.1), the measured lowest and highest achievable BPF quality factors are 9.2 and 17.8, respectively. This shows an improvement in the PCB BPF quality factor tuning range of 3.4×-6.6×, achieved by introducing the impedance transformation networks. Similarly, by setting C F = C F,max and C F = C F,min , the PCB BPF has a center frequency tuning range of 18 MHz. Fig. 5 presents the modeled and measured amplitude and phase responses of the PCB BPF with 4 (C F , C Q ) configurations (see Table 2 ) which cover the entire tuning range of the BPF center frequency and quality factor. The results show Table 2 .
that the PCB BPF model (3) matches very closely with the measurements at the highest BPF quality factor value (Sets 1 and 2). In particular, the maximum differences between the measured and modeled amplitude and phase are 0.5 dB and 7°, respectively. At the lowest BPF quality factor value (Sets 3 and 4), the differences are 1.2 dB and 15°, thereby showing the validity of the PCB BPF model. The same level of accuracy of the PCB BPF model (3) is also observed for other (C F , C Q ) configurations within their tuning ranges.
Validation of the PCB Canceller. We use the same experiments as in the PCB BPF validation to validate the PCB canceller model with 2 FDE taps, H P (f k ), given by (5). We consider two cases for controlled measurements: (i) only one FDE tap is active, and (ii) both FDE taps are active. Note that the programmable attenuators only have a maximal attenuation of only 15.5 dB (see Section 4.1) and at this maximal attenuation, signals can still leak through the FDE tap, resulting in inseparable behaviors between the two FDE taps.
To minimize the effect of the second FDE tap, we set the first FDE tap at its highest amplitude (i.e., lowest attenuation value of A P 1 ) with varying values of (C F,1 , C Q,1 ) while setting the second FDE tap with the lowest amplitude (i.e., highest attenuation value of A P 2 ). Fig. 6 shows the modeled and measured amplitude and phase responses of the PCB canceller in this case, i.e., only the first FDE tap is active. At the highest BPF quality factor value (Sets 1 and 2), the maximum differences between the modeled and measured amplitude and phase are 0.9 dB and 8°, respectively. At the lowest BPF quality factor value (Sets 3 and 4), the errors are 1.5 dB and 12°, while still validating the PCB canceller model. We obtain similar results in the case where only the second FDE tap is active by setting highest attenuation value of A P 1 and lowest attenuation value of A P 2 . The measurements are repeated with different {A P i , ϕ P i , C F,i , C Q,i } settings for i = 1, 2, and all the results demonstrate the same level of accuracy of the PCB canceller model (5).
EXPERIMENTAL EVALUATION
In this section, we discuss the integration of the PCB canceller described in Section 4 with an SDR testbed. Then, we Table 2 .
present extensive experimental evaluation of the FDE-based FD radio at the node, link, and network levels.
Implementation and Testbed
FDE-based FD Radio and the SDR Testbed. Figs. 1(b) and 1(c) depict our FDE-based FD radio design (whose diagram is shown in Fig. 2 ) and the SDR testbed. A 698-960 MHz swivel blade antenna and a coaxial circulator with operating frequency range 860-960 MHz are used as the antenna interface.
We use the NI USRP-2942 SDR with the SBX-120 daughterboard operating at 900 MHz carrier frequency, which is the same as the operating frequency of the PCB canceller. As mentioned in Section 4.1, our PCB canceller design can be easily extended to other operating frequencies. and the antenna interface. The USRP has a measured noise floor of −85 dBm at a fixed receiver gain setting. 9 We implemented a full OFDM-based PHY layer using NI LabVIEW on a host PC. 10 A real-time RF bandwidth of B = 20 MHz is used through our experiments. The baseband complex (IQ) samples are streamed between the USRP and the host PC through a high-speed PCI-Express interface. The OFDM symbol size is 64 samples (subcarriers) with a cyclicprefix ratio of 0.25 (16 samples). Throughout the evaluation,
is used to represent the center frequency of the 52 non-zero subcarriers. The OFDM PHY layer supports various modulation and coding schemes (MCSs) with constellations from BPSK to 64QAM and coding rates of 1/2, 2/3, and 3/4, resulting in a highest (HD) data rate of 54 Mbps. The digital SIC algorithm with a highest non-linearity order of 7 is also implemented in LabVIEW to further suppress the residual SI signal after RF SIC. 11 In total, our testbed consists of 3 FDE-based FD radios, whose performance is experimentally evaluated at the node, link, and network levels. Regular USRPs (without the PCB canceller) are also included in scenarios where additional HD users are needed.
Optimized PCB Canceller Configuration. The optimized PCB canceller configuration scheme is implemented on the host PC and the canceller is configured by a SUB-20 controller through the USB interface. For computational efficiency, the PCB canceller response (5) (which is validated in Section 5 and is independent of the environment) is pre-computed and stored. The detailed steps of the canceller configuration are as follows. In our design, the optimized PCB canceller configuration can be obtained in less than 10 ms on a regular PC with quad-core Intel i7 CPU via a non-optimized MATLAB solver. 12 
Measure the real-time antenna interface response,
H SI (f k ),
Node-Level: Microbenchmarks
Optimized PCB Canceller Response and RF SIC. We set up an FDE-based FD radio running the optimized PCB canceller configuration scheme and record the canceller configuration, measured H SI (f k ), and measured residual SI power after RF SIC. The recorded canceller configuration is then used to compute the PCB canceller response using (5). 12 Assuming that the canceller needs to be configured once per second, this is only a 1% overhead. We note that a C-based optimization solver and/or an implementation based on FPGA/look-up table can significantly improve the performance of the canceller configuration and is left for future work. Fig. 7(a) shows an example of the optimized PCB canceller response, H P (f k ), and the measured antenna interface response, H SI (f k ), in real and imaginary parts (or I and Q). It can be seen that H P (f k ) closely matches with H SI (f k ) with maximal amplitude and phase differences of only 0.5 dB and 2.5°, respectively. This confirms the accuracy of the PCB canceller model and the performance of the optimized canceller configuration. Fig. 7(b) shows the modeled (computed by subtracting the modeled canceller response from the measured H SI (f k )) and measured RX signal power after RF SIC at 10 dBm TX power. The results show that the FDE-based FD radio achieves an average 52 dB RF SIC across 20 MHz bandwidth, from which 20 dB is obtained from the antenna interface isolation. Similar performance is observed in various experiments throughout the experimental evaluation.
Overall SIC. We measure the overall SIC achieved by the FDE-based FD radio including the digital SIC in the same setting as described above, and the results are presented in Fig. 8 . It can be seen that the FDE-based FD radio achieves an average 95 dB overall SIC across 20 MHz, from which 52 dB and 43 dB are obtained in the RF and digital domains, respectively. Recall from Section 6.1 that the USRP has noise floor of −85 dBm, the FDE-based RF radio supports a maximal average TX power of 10 dBm (where the peak TX power can go as high as 20 dBm). We use TX power levels lower than or equal to 10 dBm throughout the experiments, where all the SI can be canceled to below the RX noise floor.
Link-Level: SNR-PRR Relationship
We now evaluate the relationship between link SNR and link packet reception ratio (PRR). We setup up a link with two FDE-based FD radios at a fixed distance of 5 meters with equal TX power. In order to evaluate the performance of our FD radios with the existence of the PCB canceller, we set an FD radio to operate in HD mode by turning on only its transmitter or receiver. We conduct the following experiment for each of the 12 MCSs in both FD and HD modes, with varying TX power levels. In particular, the packets are sent over the link simultaneously in FD mode or in alternating directions in HD mode (i.e., the two radios take turns and transmit to each other). In each experiment, both radios send a sequence of 50 OFDM streams, each OFDM stream contains 20 OFDM packets, and each OFDM packet is 800-Byte long. We consider two metrics. The HD (resp. FD) link SNR is measured as the ratio between the average RX signal power in both directions and the RX noise floor when both radios operate in HD (resp. FD) mode. The HD (resp. FD) link PRR is computed as the fraction of packets successfully sent over the HD (resp. FD) link in each experiment. We observe from the experiments that the HD and FD link SNR and PRR values in both link directions are similar. Similar experiments and results were presented in [50] for HD links. Fig. 9 shows the relationship between link PRR values and HD link SNR values with varying MCSs. The results show that with sufficient link SNR values (e.g., 8 dB for BPSK-1/2 and 28 dB for 64QAM-3/4), the FDE-based FD radio achieves a link PRR of 100%. With insufficient link SNR values, the average FD link PRR is 6.5% lower than the HD link PRR across varying MCSs. This degradation is caused by the link SNR difference when the radios operate in HD or FD mode, which is described later in Section 6.4. Since packets are sent simultaneously in both directions on an FD link, this average PRR degradation is equivalent to an average FD link throughput gain of 1.87× under the same MCS.
Link-Level: SNR Difference and FD Gain
Experimental Setup. To thoroughly evaluate the link level FD throughput gain achieved by our FD radio design, we conduct experiments with two FD radios with 10 dBm TX power, one emulating a base station (BS) and one emulating a user. We consider both line-of-sight (LOS) and non-line-of-sight (NLOS) experiments as shown in Fig. 10 . In the LOS setting, the BS is placed at the end of a hallway and the user is moved away from the BS at stepsizes of 5 meters up to a distance of 40 meters. In the NLOS setting, the BS is placed in a lab environment with regular furniture and the user is placed at various locations (offices, labs, and corridors). We place the BS and the users at about the same height across all the experiments. 13 The measured HD link SNR values are also included in Fig. 10 . Following the methodology of [12] , for each user location, we measure the link SNR difference, which is defined as the absolute difference between the average HD and FD link SNR values. Throughout the experiments, link SNR values between 0-50 dB are observed.
Difference in HD and FD Link SNR Values. Fig. 11 shows the measured link SNR difference as a function of the HD link SNR (i.e., for different user locations) in the LOS and NLOS experiments, respectively, with 64QAM-3/4 MCS. For the LOS experiments, the average link SNR difference is 0.6 dB with a standard deviation of 0.16 dB. For the NLOS experiments, the average link SNR difference is 0.63 dB with a standard deviation of 0.31 dB. The SNR difference has a higher variance in the NLOS experiments, due to the complicated environments (e.g., wooden desks and chairs, metal doors and bookshelves, etc.). In both cases, the link SNR difference is minimal and uncorrelated with user locations, showing the robustness of the FDE-based FD radio. Impact of Constellations. Fig. 12 shows the measured link SNR difference and its CDF with varying constellations and 3/4 coding rate. It can be seen that the link SNR difference has a mean of 0.58 dB and a standard deviation of 0.4 dB, both of which are uncorrelated with the constellations.
FD Link Throughput and Gain. For each user location in the LOS and NLOS experiments, the HD (resp. FD) link throughput is measured as the highest average data rate across all MCSs achieved by the link when both nodes operate in HD (resp. FD) mode . The FD gain is computed as the ratio between FD and HD throughput values. Recall that the maximal HD data rate is 54 Mbps, an FD link data rate of 108 Mbps can be achieved with an FD link PRR of 1. Fig. 13 shows the average HD and FD link throughput with varying 16QAM-3/4 and 16QAM-3/4 MCSs, where each point represents the average throughput across 1,000 packets. The results show that with sufficient link SNR (e.g., 30 dB for 64QAM-3/4 MCS), the FDE-based FD radios achieve an exact link throughput gain of 2×. In these scenarios, the HD/FD link always achieves a link PRR of 1 which results in the maximum achievable HD/FD link data rate. With medium link SNR values, where the link PRR less than 1, the average FD link throughput gains across different MCSs are 1.91× and 1.85× for the LOS and NLOS experiments, respectively. We note that if higher modulation schemes (e.g., 256QAM) are considered and the corresponding link SNR values are high enough for these schemes, the HD/FD throughput can increase (compared to the values in Fig. 13 ). However, considering such schemes is not required in order to evaluate the FDE-based cancellers and the FD gain.
Network-Level FD Gain
We now experimentally evaluate the network-level throughput gain introduced by FD-capable BS and users. The users can significanlty benefit from the FDE-based FD radio suitable for hand-held devices. We compare experimental results to the analysis (e.g., [37] ) and demonstrate practical FD gain in different network settings. Specifically, we consider two types of networks as depicted in with one FD BS and two HD users with inter-user interference (IUI), and (ii) heterogeneous HD-FD networks with HD and FD users. Due to software challenge with implementing a real-time MAC layer using a USRP, we apply a TDMA setting where each (HD or FD) user takes turn to be activated for the same period of time.
6.5.1 UL-DL Networks with IUI. We first consider UL-DL networks consisting of one FD BS and two HD users (indexed 1 and 2). Without loss of generality, in this setting, user 1 transmits on the UL to the BS, and the BS transmits to user 2 on the DL (see Fig. 14(a) ). Analytical FD gain. We use Shannon's capacity formula r(γ) = B · log 2 (1 + γ) to compute the analytical throughput of a link under bandwidth B and link SNR γ. If the BS is only HD-capable, the network throughput in a UL-DL network when the UL and DL share the channel in a TDMA manner with equal fraction of time is given by
where γ UL and γ DL are the UL and DL SNRs, respectively. If the BS is FD-capable, the UL and DL can be simultaneously activated with an analytical network throughput of
where: (i)
is the signal-to-interference-plus-noise ratio (SINR) at the DL HD user, and (ii) γ Self is the residual self-interference-to-noise ratio (XINR) at the FD BS. We set γ Self = 1 when computing the analytical throughput. Namely, the residual SI power is no higher than the RX noise floor (which can be achieved by the FDE-based FD radio, see Section 6.2). The analytical FD gain is then defined as the ratio r FD UL-DL /r HD UL-DL . Note that the FD gain depends on the coupling between γ UL , γ DL , and γ IUI , which depend on the BS/user locations, their TX power, etc. Experimental FD gain. The experimental setup is depicted in Fig. 14(a) , where the TX power levels of the BS and user 1 are set to be 10 dBm and −10 dBm, respectively. We fix the location of the BS and consider different UL SNR values of γ UL = 10/15/20 dB by placing user 1 at three different locations. For each value of γ UL , user 2 is placed at 10 different locations, resulting in varying γ DL and γ IUI values. Fig. 15 shows the analytical (colored surface) and experimental (filled circles) FD gain, where the analytical gain is extracted using (6) and (7), and the experimental gain is computed using the measured UL and DL throughput. It can be seen that smaller values of γ UL and lower ratios between γ DL and γ IUI lead to higher throughput gains in both analysis and experiments. The average analytical and experimental FD gains are summarized in Table 3 . Due to practical reasons such as the link SNR difference and its impact on link PRR (see Section 6.3), the experimental FD gain is 7% lower than the analytical FD gain. The results confirm the analysis in [37] and demonstrate the practical FD gain achieved in wideband UL-DL networks without any changes in the current network stack (i.e., only bringing FD capability to the BS). Moreover, performance improvements are expected through advanced power control and scheduling schemes. users that can operate in either HD or FD mode (see an example experimental setup in Figs.1(c) and 14(b)). All 3 nodes have the same 0 dBm TX power so that each user has symmetric UL and DL SNR values of γ i (i = 1, 2). We place user 1 at 5 different locations and place user 2 at 10 different locations for each location of user 1, resulting in a total number of 50 pairs of (γ 1 , γ 2 ). Analytical FD gain. We set the users to share the channel in a TDMA manner. The analytical network throughput in a 3-node network when zero, one, and two users are FD-capable is respectively given by
where γ Self = 1 is set (similar to Section 6.5.1). We consider both FD gains of r HD-FD User i FD /r HD (i.e., user i is FD and user i i is HD), and r FD /r HD (i.e., both users are FD). Experimental FD gain. For each pair of (γ 1 , γ 2 ), experimental FD gain is measured in three cases: (i) only user 1 is FD, (ii) only user 2 is FD, and (iii) both users are FD. Fig. 16 shows the analytical (colored surface) and experimental (filled circles) FD gain for each case. We exclude the results with γ i < 3 dB since the packets cannot be decoded, resulting in a throughput of zero (see Fig. 9 ).
The results show that with small link SNR values, the experimental FD gain is lower than the analytical value due to the inability to decode the packets. On the other hand, with sufficient link SNR values, the experimental FD gain exceeds the analytical FD gain. This is because setting γ Self = 1 in (9) and (10) results in a 3 dB SNR loss in the analytical FD link SNR, and thereby in a lower throughput. However, in practice, the packets can be decoded with a link PRR of 1 with sufficient link SNRs, resulting in exact twice number of packets being successfully sent over an FD link. Moreover, the FD gain is more significant when enabling FD capability for users with higher link SNR values.
Another important metric we consider is the fairness between users, which is measured by the Jain's fairness index (JFI). In the considered 3-node networks, the JFI ranges between 1/2 (worst case) and 1 (best case). Fig. 17 shows the measured JFI when both users operate in HD or FD mode. The results show that introducing FD capability results in an average degradation in the network JFI of only 5.6%/4.4%/7.4% for γ 1 = 15/20/25 dB, while the average network FD gains are 1.32×/1.58×/1.73×, respectively. In addition, the JFI increases with higher and more balanced user SNR values, which is as expected.
Heterogeneous 4-Node Networks.
We experimentally study 4-node networks consisting of an FD BS and three users with 10 dBm TX power (see an example experimental setup in Fig. 14(c) ). The experimental setup is similar to that described in Section 6.5.2. 100 experiments are conducts where the 3 users are placed at different locations with different user SNR values. For each experiment, the network throughput is measured in three cases where: (i) zero, (ii) one, and (iii) two users are FD-capable. Fig. 18 shows the CDF of the network throughput of the three cases, where the measured link SNR varies between 5-45 dB. Overall, median network FD gains of 1.25× and 1.52× are achieved in cases with one and two FD users, respectively. The trend shows that in a real-world environment, the total network throughput increases as more users become FDcapable, and the improvement is more significant with higher user SNR values. Note that we only apply a TDMA scheme and a more advanced MAC layer (e.g., [33] ) has the potential to improve the FD gain in these networks.
NUMERICAL EVALUATION
In this section, we numerically evaluate and compare the performance of the FDE-based RFIC [48] and PCB cancellers based on measurements and validated models. We confirm that the PCB canceller emulates its RFIC counterpart and show that the optimized canceller configuration scheme can significantly improve the performance of the RFIC canceller. We also evaluate the performance of FDE-based cancellers with respect to the number of FDE taps, M, and desired RF SIC bandwidth, B, and discuss various design tradeoffs.
Setup
We use a real, practical antenna interface response, H SI (f k ), measured in the same setting as described in Section 6.1, and consider M ∈ {1, 2, 3, 4} and B ∈ {20, 40, 80} MHz. We only report the RF SIC performance with up to 4 FDE taps since, as we will show, this case can achieve sufficient RF SIC up to 80 MHz bandwidth. 14 We use (2) to both model and evaluate the RFIC canceller with configuration parameters {A I i , ϕ I i , f c,i , Q i }, since it is shown that a 2 nd -order BPF can accurately model the FDE N -path filter [27, 48] . Similar to (P2) (see Section 4.3), the optimized RFIC canceller configuration can be obtained by solving (P3) with H I (f k ) given by (2).
(P3) min :
Note that in [48] , there is no optimization of the RFIC canceller configuration, and the canceller is configured based on a heuristic approach. As we will show, the optimized canceller scheme outperforms the heuristic approach by an order of magnitude in terms of the amount of RF SIC achieved.
The implemented PCB canceller includes only M = 2 FDE taps due to its design (see Section 4). However, it is practically feasible to include more parallel FDE taps. For numerical evaluation purposes, we model the PCB canceller with M > 2 FDE taps by extending the validated model (5) with symmetric FDE taps (i.e., all BPFs in the FDE taps behave identically). Although the canceller configuration scheme has a computational complexity of 4 M (i.e., four DoF per FDE tap), we will show that M = 4 taps can achieve sufficient amount of RF SIC in realistic scenarios.
In practice, the canceller configuration parameters cannot be arbitrarily selected from a continuous range as described in (P2) and (P3). Instead, they are often restricted to discrete values given the resolution of the corresponding hardware components. To address this problem, we evaluate the canceller models in both the ideal case and the case with practical quantization constraints. The canceller configuration with quantization constraints are obtained by rounding the configuration parameters returned by solving (P2) or (P3) to their closest quantized values.
In particular, the RFIC canceller has the following constraints: ∀i,
, 925] MHz, and Q i ∈ [1, 50] . When adding practical quantization constraints, we assume that the amplitude A I i has a 0.25 dB resolution within its range. For ϕ I i , f c,i , and Q i , an 8-bit resolution constraint is introduced, which is equivalent to 2 8 = 256 discrete values spaced equally in the given range. These constraints are practically selected and can be easily realized in an IC implementation. The PCB canceller model has following constraints: ∀i,
.4] pF, and C Q,i ∈ [2, 14] pF. When adding the quantization constraints, we consider 0.5 dB, 0.12 pF, and 0.39 pF resolution to A P i , C F,i , and C Q,i , respectively. For ϕ P i , an 8-bit resolution is introduced. These numbers are consistent with our implementation and experiments (see Sections 4.1 and 6).
Performance Evaluation and
Comparison between the RFIC and PCB Cancellers Fig. 19 shows the TX/RX isolation achieved by the RFIC and PCB cancellers with optimized canceller configuration, with varying M and B in the ideal case (i.e., without quantization constraints). It can be seen that: (i) under a given value of B, a larger number of FDE taps results in higher average RF SIC, and (ii) for a larger value of B, more FDE taps are required to achieve sufficient RF SIC. For example, the ideal RFIC and PCB cancellers with 2 FDE taps can achieve an average 50/46/42 dB and 50/42/35 dB RF SIC across 20/40/80 MHz bandwidth, respectively. Fig. 20 shows the TX/RX isolation achieved by the RFIC and PCB cancellers with optimized canceller configuration under practical quantization constraints. Comparing to Fig. 19 , the results show a performance degradation due to limited hardware resolutions, which is more significant as M increases. This is because a larger value of M introduces a higher number of DoF with more canceller parameters that can be flexibly controlled. As a result, the RF SIC performance is more sensitive to the coupling between individual FDE tap responses after quantization. The results show that under practical constraints, the RFIC and PCB cancellers with 4 FDE taps can still achieve an average 54/50/45 dB and Fig. 20 also shows that the RFIC canceller under the optimized configuration scheme achieves a 10 dB higher RF SIC compared with that achieved by the heuristic approach described in [48] (labeled "Heur").
It is interesting to observe that the RF SIC profile of the PCB canceller with 2 FDE taps is very similar to our experimental results (see Fig. 7 in Section 6.2). It is also worth noting that, in practice, adding more FDE taps cannot improve the amount of RF SIC in some scenarios (e.g., with 20 MHz bandwidth), which is limited by the quantization constraints. However, performance improvement is expected by relaxing these constraints (e.g., through using components with higher resolutions and/or wider tuning ranges). Table 4 shows the comparison between our implemented PCB canceller and the RFIC canceller presented in [48] . To summarize, we numerically show that the performance of the RFIC and PCB cancellers is similar. The results based on measurements and validated canceller models confirm that the PCB canceller accurately emulates its RFIC counterpart, and that the FDE-based approach is valid and suitable for achieving wideband RF SIC in small-form-factor devices.
CONCLUSION
We designed and implemented a PCB canceller using the FDE technique, which was shown to achieve wideband RF SIC in compact nodes. We presented a PCB canceller model and a scheme for optimizing the canceller configuration. We experimentally evaluated the performance of the FDE-based FD radio at the node, link, and network levels using an SDR testbed. We also compared the RFIC and PCB implementations and discussed various design tradeoffs of the FDE-based canceller. Future directions include: (i) better design and implementation of FDE-based canceller to support higher TX power handling and RF SIC bandwidth, (ii) extension of the FDE technique to multi-antenna systems, (iii) integration in open-access testbeds, and (iv) development and experimental evaluation of resource allocation and scheduling algorithms tailored for FDE-based FD radios.
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APPENDIX A: THE PCB BPF MODEL
We use transmission (ABCD) matrix to derive H B i (f ), given by (3). From Fig. 4 and Y F (f k ) and Y Q (f k ) in (4),
where M TL is the ABCD matrix of a T-Line with wavenumber β, characteristic impedance Z 0 , and length l, i.e., M TL = cos (βl) jZ 0 sin (βl) j sin (βl)/Z 0 cos (βl) .
With the parameters described in Section 4.1, the frequency response of the implemented PCB BPF, H B i (f k ), is given by
Plugging (4) and (12) into (11) yields the model H B i (f ).
